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Abstract: Extraction of pole/zero expressions as a function of circuit parameters has traditionally been 
an essential tool for designers. In this Chapter, the main specific techniques for symbolic pole/zero 
extraction are described and their pros and cons are discussed. The application of the different 
techniques is illustrated with experimental results on practical circuits. 
1. Introduction 
Symbolic analysis tools automate the analysis, usually of linear (or linearized) 
circuits, in which all or part of the circuit parameters are kept in symbolic form. The 
output is usually in the form of a network function in the complex frequency variable: 
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In addition to the network functions, e.g. magnitude or phased of the voltage gain of 
an amplifier, poles and zeros provide extremely valuable design knowledge. A direct 
extraction of symbolic poles and zeros from previously calculated network functions 
like (1) usually yields poor results. The first reason is that only second-order 
polynomials can be considered. Although analytical solutions for third-order and 
fourth-order polynomials exist, they are impractical in a symbolic analysis context. 
On the other hand, as Chapter 7 illustrates, the network function complexity grows 
exponentially with the circuit size. Therefore, the calculation of symbolic poles and 
zeros inherits this problem, even it worsens as a number of operations between 
network function coefficients has to be performed. 
Therefore, the application of approximated extraction techniques together with the 
application of approximation techniques to the generation of symbolic expressions 
becomes mandatory. In this chapter, main reported techniques are discussed. In 
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Section 2, the classical root splitting technique for approximated root extraction is 
introduced. This technique is combined together with simplification after generation 
techniques for reduction of expression complexity. As the plain application of 
simplification after generation techniques still limits dramatically the circuit size that 
can be analyzed, extraction techniques that make use of simplification before 
generation techniques (approximation of the network equations before they are 
symbolically solved) are discussed in Section 3. A more mature technique is 
introduced in Section 4, that uses the time-constant approach, enabling the 
introduction of simplification before and during generation techniques 1. 
2. Classical root splitting technique 
Analytical calculation of poles and zeros from the symbolic numerator and 
denominator polynomials in (1) is theoretically limited to fourth-order polynomials, 
but practical use in the symbolic analysis context is limited to second-order 
polynomials. This implies that symbolic pole-zero extraction would be impossible 
except for the simplest circuits. To avoid this, common approximations performed in 
manual analysis like the root splitting technique were the first techniques applied for 
symbolic pole/zero extraction.  
If we assume that the n roots of the denominator in (1) are real, then the denominator 
can be written as 
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From the comparison with (1), it follows that: 
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Under the assumption that the first pole is at a much lower frequency than the rest of 
poles: 
                                                 
1 See Chapter 7 for a detailed discussion of simplification before, during and after generation 
techniques.  
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the first equation in (3) can be approximated as: 
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and therefore: 
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Under the assumption that the second pole is at a much lower frequency than higher 
order poles, the same procedure can also be applied resulting in: 
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The same procedure can be applied iteratively for higher order poles. A similar 
procedure can also be applied if two complex poles (or two close real poles) are at a 
sufficiently lower frequency than other poles: 
1 2 1 3and , , np p p p p    (8) 
Then, the pair of real or complex conjugate poles can be extracted from a second-
order polynomial: 
2
0 1 2( )D s g g s g s    (9) 
An analogous mechanism can be followed for the zeros of (1). 
This technique was first implemented in [1],[2]. Since the complexity of symbolic 
network functions grows exponentially with the circuit size, the root splitting 
technique is not able to produce symbolic expressions of reasonable size for practical 
circuits by itself. Therefore, it must be applied on approximated functions, obtained 
from the application of simplification after generation (SAG) techniques2. In these 
techniques, the exact symbolic network function is first generated and, afterwards, the 
least significant terms are pruned while some error criterion is met. For instance, 
given any network function coefficient in (1), formulated as a sum-of-product of 
symbolic parameters: 
                                                 
2 Refer to Chapter 7 for a detailed description of these techniques. 
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the approaches in [2],[3] eliminate the P least significant terms while the following 
condition is satisfied: 
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where  is a user-defined accuracy margin and ox  is the point of the design parameter 
space selected for the evaluation of the approximation error. 
If the poles and zeros are to be extracted from the simplified network function, and in 
order to keep the root positions unchanged, the same error threshold   can be applied 
for each coefficient of the network function. However, this may lead to important 
errors in pole and zero locations due to the very nature of the simplification process. 
This process consists in eliminating individual symbolic terms of each coefficient 
and, therefore, the estimated coefficient value varies at discrete steps. Then, the real 
error in each polynomial coefficient will be different and this may yield very 
significant shifts of root locations. To avoid this problem, the approach in [1] 
eliminates the least significant terms in each coefficient incrementally. A small value 
of   is used initially and it is increased by   in each iteration. At each iteration, 
poles and zeros are monitored. It the root shifts are larger than a predefined value, 
symbolic approximation is stopped. A possible problem is that roots cannot be easily 
traced when discrete approximations are applied, e.g. elimination of certain terms 
may yield unexpected root shifts with difficult correlation with the previous location. 
As an example of application let us consider the cascode amplifier in Fig. 1(a) where 
the small-signal model in Fig. 1(b) is used for the MOS transistors3. The application 
of the technique in [1] provides symbolic expressions for the first two poles and the 
first zero: 
                                                 
3 The experimental results shown in this chapter are intended for illustrative purposes and coarse 
comparison. Accurate comparison is infeasible as the implementations of most approaches are not 
freely or commercially available and we are restricted to the results available in the literature. In many 
cases, the different approaches have been tested on different circuits. Even in those cases that have 
been tested on the same circuit, the results may not be comparable as they may be influenced by the 
extraction technique itself but by the nominal value of the symbolic parameters (around which the 
simplification is performed) and by the configuration settings of each approach. In most cases, a 
complete information has not been disclosed. 
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Valuable information can be extracted from (12), like the value of the capacitor 
pzC that cancels the pole-zero pair: 
1 1 1 2pz db gd l gdC C C C C     (13) 
A posterior technique tried to reduce the error in the pole-zero locations by applying 
one or more Newton-Raphson iterations on the locations predicted by the root 
splitting technique [4]. A pole/zero at the nth iteration of the Newton-Raphson 
algorithm is given by: 
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This involves the symbolic computation of the quotient of a polynomial (numerator or 
denominator of the network function evaluated at the symbolic solution of the root 
obtained in the previous iteration) and its derivative with respect to the complex 
frequency variable s. In general, the price to pay is a significant increase of the 
complexity of the symbolic expressions, making the interpretability of the symbolic 
results more difficult. 
 
Figure 1: (a) Active feedforward compensated cascode amplifier and (b) small-signal MOS 
transistor model. 
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The major problems of the root splitting technique applied to symbolic pole/zero 
extraction are: 
a)  The extraction technique shares the limitations of simplification after 
generation techniques. Remind from Chapter 7 that simplification after 
generation techniques require the previous generation of the exact network 
function. The exponential growth of expression complexity with the circuit 
size limits the maximum analyzable circuit size to a few tens of elements 
(circuit elements after semiconductor devices have been replaced by their 
small-signal models). 
b) The approximation may yield significant pole/zero errors. Techniques that 
avoid this, like [1], may lead to significant increase of expression complexity 
as the simplification may be stopped prematurely. 
3. SBG-based techniques 
Another group of techniques are based on the application of simplification before 
generation (SBG) techniques on a matrix formulation of the network equations. For 
generic linear circuits the Modified Nodal Analysis formulation offers a suitable 
procedure to build a set of linear equations in the Laplace domain. Besides, this 
method allows a clear splitting between the static and dynamic components of the 
circuit, that is, 
s MNAY G C  (15) 
where the matrix G  contains the static elements (e.g., conductances, controlled 
sources) and the matrix C  contains the dynamic elements (capacitors and inductors). 
To ease the subsequent formulation and implementation, inductors are considered in 
impedance form [5]. 
Poles are defined as those complex values that lead to the following set of 
homogeneous equations: 
s( ) 0G C x =  (16) 
or equivalently: 
sGx = Cx  (17) 
Solution of (17) corresponds to the well-known generalized eigenvalue problem. The 
usual mechanism for the numerical solution of (17) is the QZ algorithm [6]. This 
algorithm can be used for the numerical calculation of poles and zeros but its iterative 
nature prevents its use for symbolic pole/zero extraction. 
To overcome the circuit size limitations of symbolic pole/zero extraction 
methodologies based on simplification after generation techniques, new approaches 
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have been reported in [7]-[9] whose distinctive feature is the introduction of 
simplification before generation techniques. 
The approach in [7] is based on a simplification before generation technique reported 
in [10]. The key step is the elimination of device parameters from the cofactors of the 
nodal matrix if the error induced is below a given error margin. The error is evaluated 
at a few samples (usually three points per decade) of the frequency range of interest. 
The frequency range has to be selected to isolate a small cluster of poles or zeros, 
resembling the classical root splitting technique. Then, the determinant dimension is 
tried to be reduced by factoring out rows and columns with a single symbol or non-
zero entry and performing row and common operations that reduce the number of 
symbols or non-zero entries. Determinant expansion is performed trying to keep a 
factorized form that can ease extraction of poles and zeros although it is not clear how 
the factorization can be performed systematically to yield the appropriate form for 
pole/zero extraction. 
The application of this technique to the Miller op amp in Fig. 2 in the frequency range 
from dc to 1KHz allows to obtain the following expression for the first pole [7]: 
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The subsequent application to the frequency range which goes from 7MHz to 70MHz 
provides an easy factorization of three symbolic poles [7]: 
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Figure 2: (a) Two-stage CMOS Miller opamp and (b) small-signal MOS transistor model. 
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However, pole 3p  is not a valid pole as it cancels with an analogous zero at the 
numerator [7]. This is probably due to the fact that the evaluation of the errors 
introduced by device parameter elimination is performed in the corresponding 
cofactor and not in the complete network function. 
On the other hand, there is no clear procedure to select the frequency range and the 
number of samples that provides the right expression for easier root factorization. 
Small root shifts may produce very significant magnitude/phase errors depending on 
the root location in the complex frequency plane, therefore stopping the simplification 
process much before than needed, hence, yielding very complex symbolic 
expressions. On the contrary, important root displacements may keep undetected by 
magnitude/phase error criteria if the number of samples is not appropriate. The 
problem palliates by increasing the number of samples at the price of additional 
computation time. 
The approach in [8] also performs a simplification before generation technique and 
tries to avoid the problems of simplification techniques based on magnitude/phase 
error control. In this case, a single root is selected a priori and the errors induced by 
parameter eliminations are not evaluated in the cofactors but in the root itself. This 
could be calculated by the application of the QZ algorithm. However, this algorithm 
presents two drawbacks in this application. First, although we are interested in a 
single root, the algorithm calculates the complete root spectrum. And second, the 
computational cost of the algorithm is relatively high, making inefficient its 
application for each device parameter elimination that is tried. To avoid this problem, 
[8] uses the sensitivity of the root to each device parameter, assuming that the 
sensitivity is directly related to the root shift caused by cancelling that device 
parameter. This becomes a weakness of this approach as a small local sensitivity is 
not a guarantee for a small large-change sensitivity represented by the device 
parameter elimination. 
Once all device parameters with limited impact on pole/zero locations have been 
eliminated, the determinant is expanded and a polynomial in the complex frequency 
is obtained. Simplification-after-generation techniques are applied in the coefficients 
of this polynomial. Hopefully, the polynomial degree is low enough for symbolic 
extraction of the root. Again additional simplification after generation is tried in the 
resulting symbolic expression. 
Another approach based on simplification before generation techniques to extract 
poles and zeros was reported in [9]. As the previous one it is based on the 
approximation of the matrices in (16) for a selected eigenvalue by ranking the 
eigenvalue shifts induced by different device parameter eliminations and performing 
the least significant device prunings while some error criterion in the eigenvalue shift 
is met. The eigenvalue shift is obtained from a linear prediction formula derived from 
a Taylor series approximation of the generalized eigenvalue problem, similar to the 
sensitivity analysis above, yielding a ranking of candidate parameter eliminations. 
To solve the problem of underestimation of real errors due to significantly bigger 
large-change sensitivity, this approach estimates pole-zero shifts for each parameter 
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elimination that is performed. For the same reasons above, error tracking by the 
application of the QZ algorithm is not efficient enough. Therefore, an error tracking 
by iterative eigenvalue improvement process is applied. If the eigenvalue shift 
induced by a device parameter elimination is small, we can assume that the nominal 
value of the eigenvalue is a good initial guess for an iterative calculation process that 
converges to the perturbed eigenvalue. If the method fails to converge, we can 
assume that the eigenvalue shift is too large.  
Like in previous methods that monitor pole/zero shifts there is a risk of a bad 
identification of an eigenvalue with its perturbed counterpart. To avoid this, a very 
significant improvement is introduced in [9], where a modal assurance criterion 
(MAC) is defined, that measures the correlation of two eigenvectors and that is given 
as [9]: 
2*
*
* *( , ) ( )( )
H
H HMAC 
u u
u u
u u u u
 (20) 
where u is the eigenvector corresponding to the selected eigenvalue of the original 
system in (16) and *u is the eigenvector of the perturbed system. 
If a perturbed eigenvector corresponds to the original one, they must be closely 
correlated and therefore, the modal assurance criterion must be close to 1. By the 
contrary, if the modal assurance criterion is much smaller, it means that the 
eigenvectors do not correspond and the approximation is not valid, even if they are 
numerically very close. 
The determinant of the matrix resulting after the simplification before generation 
technique is expanded. Hopefully again, a low-order polynomial is obtained from 
which the desired root can be extracted. Simplification after generation techniques 
can be applied for further formula simplification. Robust simplification during 
generation techniques like those reviewed in Chapter 7, are not in general applicable 
as they cannot be applied on matrix formulations. 
As illustrative examples, several experimental results have been reported with this 
approach, like the first two poles of the uA741 operational amplifier in Fig. 3. 
By applying simplification before generation techniques based on magnitude/phase 
error control the first pole is obtained: 
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However, the second pole cannot be obtained with this technique due to the existence 
of a close zero. However, the approach in [9] allows obtaining a symbolic expression 
for the second pole: 
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The two-stage amplifier in Fig. 4 is used as a second example. An error bound of 5% 
in pole-zero shifts allows to obtain symbolic expressions for the first two poles and 
the first zero: 
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Figure 3: (a) A741 operational amplifier and (b) small-signal bipolar transistor model. 
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Figure 4: Two-stage Miller amplifier. 
4. The time-constant approach 
4.1. Haley’s modification-decomposition method 
To arrive at a solution for the symbolic pole-zero extraction, [11] proposes an 
approach inspired on Haley’s modification-decomposition method [12],[13]. Haley’s 
modification-decomposition method starts by premultiplying (17) by -1G : 
-1sx = G Cx  (24) 
Assuming that the circuit contains M capacitors, matrix C  can be expressed as: 
T dC = C  (25) 
where dC  is the following diagonal matrix: 
1
2
0 0
0 0
0 0 M
C
C
C
       


  

dC  (26) 
And the capacitor incidence matrix   is given by: 
 1 2 M  q q q  (27) 
where the vector kq corresponding to the k-th capacitor connected between nodes i 
and j: 
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 0 1 1 0 Tk
i j
   q  (28) 
By premultiplying (24) by T and replacing (25) it yields: 
-1T T Ts    dx = G C x  (29) 
By redefining its components: 
-1
T
T

 
M
d
x = x
R = G
T = RC
 (30) 
Eq. (29) becomes: 
sM Mx = Tx  (31) 
By performing the following variable change: 
1
s
 =  (32) 
(31) becomes: 
( ) 1 0MT x  (33) 
This is called a modification of matrix G  and its effect is the transformation of an N-
dimensional generalized eigenvalue problem into an M-dimensional standard 
eigenvalue problem, whose eigenvalue spectrum can be related to that of the 
generalized eigenvalue problem by using (32). 
As reported in [12], an important advantage of this transformation is that the 
numerical calculation of the roots can be performed by using the QR algorithm, faster 
and more stable than the QZ algorithm. 
However, the biggest advantage of this formulation in the symbolic context, as will 
be shown in the following, is the simple structure of the matrix T  that provides 
valuable physical insight on the dynamic circuit behavior. Moreover, each entry of 
the matrix T  can be symbolically calculated very efficiently, being the only approach 
that allows introducing both simplification before and during generation techniques, 
enabling the highest accuracy with the smallest expression complexity. 
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4.2. The time-constant matrix 
Let us consider the structure of matrix T  in (30). The element located in row   and 
column   is given by: 
1TT C   
 q G q  (34) 
In this equation we can identify a vector 
1

y G q  (35) 
that represents the nodal voltages when the resistive part of the circuit is excited by a 
single source placed at the port defined by capacitor C . Then, the linear combination 
T
q y  (36) 
represents the voltage across the port defined by capacitor C . Therefore, the matrix 
element can be interpreted as the transresistance from port to port multiplied by 
capacitor C  and matrix T  becomes: 
11 1 12 2 1
21 1 22 2 2
1 1 2 2
M M
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M M MM M
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
T  (37) 
It becomes clear now why matrix T  is known as the time-constant matrix (or RC-
matrix). Its elements are RC products that can be computed directly from the circuit. 
Valuable information can be obtained from this matrix. For instance, classical hand 
analysis techniques formulate the poles of circuits as the inverse of the capacitance at 
each circuit node multiplied by the impedance seen at that node. Matrix T  gives a 
more precise definition and the conditions under which it is valid. A pole can be 
considered to be associated to one node if the (trans)resistances of the other ports to 
that port are negligible. 
4.3. Approximate root equations 
The sum of products of the eigenvalues of matrix T are related to its k-th trace by: 
1 2
2
( 1)
k
k
k
i i i k
i i i
T  
  
    


1
 (38) 
where the k-th trace of matrix T is defined as: 
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Let us consider the equations relating eigenvalues to the first two traces: 
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If the first two poles are sufficiently separated, i.e., the following two conditions are 
satisfied: 
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the following set of equations can be approximated 
1 2 1
1 2 2
T
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  
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If these two poles are close or constitute a complex conjugate pair, the following 
expression is easily obtained for the poles: 
1 2
1,2 2
2 1
1 (1 1 4
2
T Tp
T T
        (43) 
However, if the two poles are splitted enough i.e. , a further approximation can be 
applied and the following expressions for 1p  and 2p  are obtained: 
1
1
1
1
2
1p
T
Tp
T
 
 
 (44) 
The same approach can be applied recursively to higher frequency poles. Let us 
assume one port with a large time constant. This means that this pole remains 
practically uncharged for high-frequency signals, that is, it behaves like a short-
circuit. Therefore, the circuit resulting after the contraction of the capacitor associated 
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to the port with the highest time-constant will have approximately the same higher 
frequency poles that the original one. This transformation yields a shift towards zero 
of the dominant pole whereas the remaining ones are kept in approximately the same 
locations. Therefore, once the contraction has been performed, the same extraction 
procedure can be applied to higher frequency poles. 
4.4. Symbolic calculation of RC factors 
Equations (43) and (44) approximate the pole positions as a function of the first two 
traces, given as: 
1
1
1
2
1 1
M
M M
T R C
R R
T C C
R R
 

 
 
    


  
 
     

 
 (45) 
Then, approximate expressions for these two traces are obtained in several steps. 
First, a simplification before generation step is applied for the circuit capacitors, by 
eliminating the capacitors that have an influence in 1T  and 2T  such that their impact 
on each pole position is below an error threshold. The effect of this simplification 
before generation step is that the number of addends in (45) is significantly reduced 
and only a reduced number of (trans)resistances has to be calculated. 
In a second step, a circuit is considered for the calculation of each (trans)resistance in 
(45). Each of these circuits is a purely resistive circuit obtained from that resulting 
from the previous step by removing all capacitors and applying the appropriate 
excitation source for each (trans)resistance. For illustration’s sake, Fig. 5 shows the 
transformations on the original circuit for the calculation of the transresistances of a 
 
Figure 5: Illustrating circuit transformation for calculation of (trans)resistances. 
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circuit with two capacitors C  and C . These resistive circuits can still be relatively 
complex and therefore also suffer from the exponential growth of symbolic results 
with the circuit size. Therefore, first a simplification before generation technique is 
applied. For reasons that will become clear below, the SBG technique works at the 
circuit level, by contracting nodes and eliminating devices whose contribution to the 
pole position is negligible. A separate circuit is considered for each (trans)resistance, 
so that the simplest circuit for each of them can be obtained. 
Then, a simplification during generation technique is applied to get the dominant 
terms of each (trans)resistance. The simplification during generation technique 
applied is based on the two-graph approach and is able to generate symbolic terms in 
decreasing order of magnitude one-by-one. Initially, the dominant term of each 
(trans)resistance is generated and queued. The dominant term of each trace is 
considered and that with the largest influence on the pole or poles considered is 
selected for the symbolic pole expression. The following term for the (trans)resistance 
that supplied the selected symbolic term is then generated. 
If the errors specs are not met, the next term in the list has to be added to 1T  or to 2T . 
At each iteration two ratios are used to decide if the next term in 1T  or that in 2T  
should be collected. Assuming that F terms have already been added into 1T  and G 
terms into 2T , the two ratios are: 
( ) ( )
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( ) ( )
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
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 (46) 
These equations represent the ratios between the terms added to 1T  and 2T  up to that 
iteration and the exact values given by the equations in (45). The next term in the 
trace with the smallest ratio is added and the errors specs checked again. The 
generation procedure continues until the error specs are met. 
4.5. Extraction of zeros 
The modification-decomposition method can also be applied to the zero extraction 
problem by performing some modifications on the time-constants matrix, leading to a 
modified time-constants matrix, from which the numerical zero spectrum can be 
computed by means of the QR algorithm. However, unlike the time-constants matrix, 
although the elements of the modified time-constants matrix are dimensionally RC 
products, they cannot be easily interpreted in terms of circuit (trans)resistances and 
capacitors. Therefore, the approximated formulas cannot be directly applied. 
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A solution arises from the application of feedback systems theory. Let us consider the 
system in Fig. 6, where ( )H s corresponds to the transfer function of the system whose 
zeros are to be obtained. The transfer function of the complete feedback system is: 
( )( )
( ) ( )fb
k D sH s
D s k N s
    (47) 
If k  , then (47) becomes: 
( )( )
( )fb
D sH s
N s
  (48) 
Therefore, the poles of the feedback system correspond to the zeros of the original 
one. 
Dealing with the poles of this feedback system is not a complex task. The forward 
gain k  does not depend on the complex frequency variable. Therefore, it contributes 
to the different (trans)resistances of the matrix T . As stated above, simplification 
before and during generation techniques are applied to the different (trans)resistances. 
Simplification before generation techniques are applied normally but the element 
corresponding to the forward gain k  is preserved as the application of k   
prevents its elimination. The simplification during generation technique used is based 
on the enumeration of common spanning trees in the two-graph approach in 
decreasing order of magnitude. Applying k   reduces to imposing that the 
element corresponding to k  must belong to the spanning tree 4. 
4.6. Experimental results 
As an application example let us consider the uA741 operational amplifier in Fig. 4. 
The approach above provides the following expressions for the first two poles and the 
first zero: 
                                                 
4 Refer to Chapter 7 for detailed descriptions of simplification before and during generation 
techniques. 
H s  N s D s -----------=
kInput
Output
+
-
 
Figure 6: Block diagram. 
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 (49) 
If we now consider the BiCMOS operational amplifier in Fig. 7, the approach 
provides symbolic expressions for the four poles: 
 
Figure 7: (a) BiCMOS operational amplifier; (b) bipolar transistor model; and (c) MOS transistor 
model. 
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5. Conclusion 
Poles and zeros include essential information for circuit design. Therefore, the 
extraction of symbolic expressions for poles and zeros has attracted the attention of 
symbolic analysis researchers. First reported techniques imitated the usual techniques 
applied for hand analysis: elimination of unimportant terms in symbolic network 
functions (considered simplification after generation techniques in the classification 
used in this chapter), application of root splitting techniques and extraction of roots of 
low-order symbolic polynomials. These techniques also inherited the exponential 
growth of symbolic results with the circuit size. Therefore, more recent analysis 
techniques have incorporated simplification before and during generation techniques. 
An essential component of the symbolic pole/zero extraction technique is the error 
control mechanism. Some techniques have used the same approximation techniques 
used for symbolic network equations, based on the control of magnitude and phase 
errors. However, a well-controlled magnitude and phase error does not necessarily 
imply accurate symbolic pole-zero solutions. Therefore, more recent techniques have 
focused on the development of analysis techniques together with error control 
mechanisms specifically devoted to guarantee the desired accuracy on symbolic 
pole/zero expressions. 
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